


UH2C/D Main Evaluation Board - 80 Ball BGA

PAGE #	TITLE DESCRIPTION
1	COVER PAGE (THIS PAGE)
2	UH2C/D - MAIN
3	HDMI SECTION
4	MIPI SECTION
5	AUDIO I2S, IR
6	CONTROL (I2C/ CLOCK/ RESET/ TEST)
7	POWER SECTION
8	CHANGES/BLOCK DIAGRAM




TOSHIBA CONFIDENTIAL

Title			UH2C - COVER PAGE	
Size	Document Number	UH2C_80B_MAIN		Rev
B				J2.4
Date:	Wednesday, July 16, 2014	Sheet	1	of 8




MIPI Output Ports

Grounding Headers




IR Debug Header

INVERTING Level Shifter



IR SECTION

PCM HEADER/JUMPER I2S



AUDIO SECTION

SINGLE CHANNEL AUDIO DAC

(STEREO PCM ONLY)


Needs Gound necking near U501

TOSHIBA CONFIDENTIAL

Title			UH2C - AUDIO I2S, IR
Size	Document Number	UH2C_80B_MAIN	
B		Rev	J2.4
Date:	Wednesday, July 16, 2014	Sheet	5 of 8


Note: New Reset device used, SOT23-5 Footprint, 1.4V threshold

Power on Reset source




Clock Sources: Multiple Footprints

Extra Grounding Posts




GPIO LED and Switches

Switch Enables JP614-JP619




Note: New oscillator frequency from H2C and H2C+


External I2C , GPIO, INT Headers




I2C Souce and Destination Jumper Matrix




I2C memory TEST socket



EXTERNAL USER CONTROL HEADER



TEST_GPIO jumpers for initial test mode strapping



TOSHIBA CONFIDENTIAL

Title	UH2C - CONTROL		
Size	Document Number	UH2C_80B_MAIN	
Date:	Wednesday, July 16, 2014	Sheet	6 of 8

